Abstract-To reject strong interference in excess of 0 dBm, a 4-element LO-phase shifting phased-array receiver with 8-phase passive mixers terminated by baseband capacitors is presented. The passive mixers upconvert both the spatial and frequency domain filtering from baseband to RF, hence realizing blocker suppression directly at the antenna inputs. A comprehensive mathematical model provides a set of closed-form equations describing the spatial and frequency domain filtering including imperfections. A prototype is realized in 28 nm CMOS. It exploits third harmonic reception to achieve a wide RF-frequency range from 0.6-4.5 GHz at 34-119 mW power dissipation, while also providing impedance matching. Out of the band/beam, a 1 dB-compression point as high as +12/+10 dBm has been measured. The 1-element noise figure over the RF-frequency range is 4-6.3 dB, while in-beam/band IIP3 values of 0-+2.6 dBm are measured. This proposed technique can be instrumental to make RF receivers more robust for interference, while still being flexibly tunable in frequency.
devices are in close proximity, blockers even stronger than 0 dBm may occur, not only out-of-band but also in-band. Such in-band interference scenarios are also an important bottleneck for future dynamic spectrum access via a cognitive radio, where unused spectrum may exist in close spectral proximity to strong signals. 1 In order to reduce the out-of-band blockers, RF bandpass pre-filtering is commonly used. However, such frequency-domain filtering does not help for in-band or near in-band blocking. In contrast, spatial filtering through multiple antennas in a beamforming phased array can reduce blockers, both out-of-band and in-band. In a phased array, in-beam phase shifted signals from multiple antennas add constructively, while out-of-beam signals add destructively.
To align in-beam phase-shifted signals, different approaches have been presented in literature. Among them, passive RF phase-shifting in the signal path is attractive from a linearity point of view. However, passive RF components tend to take a large die area and their loss results in signal attenuation and noise figure degradation [1] , [2] . Beamforming based on LO-phase shifting can be attractive [3] , but usually exploits even larger inductors. In the low-GHz frequency range, inductorless LO-phase shifting combined with vector modulation gained interest in recent years [4] [5] [6] [7] . Digital techniques leveraging Moore's law are exploited to realize programmable phase shifts. Array size considerations often dictate a limited number of antenna elements, so that all phase shifted signals can be summed, usually after amplification and sometimes after frequency downconversion. Thus interfering signals are amplified before they are canceled at the summation point. This requires a high dynamic range for the blocks preceding the summing node to handle full strength blocking signals. To improve blocking behavior, a fully passive switched-capacitor vector modulator was presented in [7] , achieving a compression point dBm, but at a high noise penalty ( dB). In this paper, we discuss a mixer-first phased-array receiver that merges beamforming and N-path filtering techniques in one circuit. In essence, it exploits LO-phase shifting to realize simultaneous frequency-and spatial-domain filtering. We will show that this renders superior blocker handling, at the cost of some flexibility in control of the beam pattern. In [8] , we presented a 4-element phased-array receiver in 65 nm CMOS technology which achieves up to 10 dBm out-of-band/beam 2 compression point and 3-6 dB single-element noise figure in a frequency range of 0. 6-3.6 GHz. This paper elaborates on the phased-array system and includes a comprehensive mathematical analysis of the spatial-and frequency-domain filtering at the antenna inputs and also at the baseband. Moreover, measurement results of a new prototype IC realized in 28 nm CMOS will be provided. The new prototype demonstrates similar performance compared to the 65 nm version at wider frequency range and lower power consumption, demonstrating the scalability of the design. Finally, the theoretical analysis results and their implications are verified by Spectre-RF simulations and measurements.
In Section II, a brief summary of a phased-array system is presented. The mixer-first phased-array system is discussed intuitively in Section III. The mathematical analysis of the proposed system is presented in Section IV. The implemented prototype is discussed in Section V. Section VI discusses some implications of the analysis on the implemented architecture, and the measurement results and comparison are presented in Section VII. Conclusions are given in Section VIII.
II. MULTI-ANTENNA PHASED-ARRAY SYSTEM
A general block diagram of an M-element linear phased-array antenna system is shown in Fig. 1 . We analyze it briefly here as we need to introduce a mathematical notation. The desired planar wave signal is incident on the antennas at an angle to broadside, while an undesired signal also hits the receiver antennas with a different spatial angle from the desired signal. Depending on the spatial angle , these signals experience different travel times to reach different antennas. This causes a time delay on the signals reaching two neighbor antennas which can be calculated as [9] (1)
where is the speed of light and is the physical distance between antennas. The time delay in the desired signals should be compensated via true time-delay blocks or phase shifters in the receiver before the summation point (see Fig. 1 ). Assuming a narrowband system, the delay time in (1) can be approximated by a phase shift. As the th antenna signal experiences a delay of , the received signal after phase shifting can be written as (2) Hence, a phase shift of is needed, which can be realized as a phase shift in the LO path of a frequency downconversion mixer. The phase shifter in Fig. 1 is then replaced by a mixer and the summation is realized in the baseband. If the time delay is compensated for a certain desired angle of reception (index "de"), the signals add up constructively in-beam, while for undesired (index "ud") out-of-beam signals, (partially) destructive addition occurs. This provides spatial filtering [10] . Phase shifting instead of true time delay causes so called beam squinting (i.e., frequency-dependent beam direction), but for narrowband applications, this effect can be neglected [9] . Apart from spatial filtering, a phased-array system has the benefit of signal-to-noise ratio (SNR) improvement, compared to a singleantenna receiver. In fact, for every doubling of the number of receivers and antenna aperture, the sensitivity is improved by 3 dB theoretically at the cost of doubled total receiver power consumption and doubled antenna aperture. Note that this assumes uncorrelated noise in different receive paths, so that noise signals add up in power, while the desired signals are correlated and add up in voltage, gaining a factor of two in SNR, i.e., 3 dB improvement. We will revisit this assumption later in this paper.
III. MIXER-FIRST PHASED-ARRAY ARCHITECTURE

A. Spatial-and Frequency-Domain Filtering
We will now first introduce the concept of simultaneous spatial-and frequency-domain filtering at the antenna inputs in an intuitive way. A simplified block diagram of a mixer-first 4-element phased-array receiver is illustrated in Fig. 2 . The received signal at the antenna inputs is directly downconverted on the baseband capacitors via multiphase passive mixers, driven by non-overlapping clocks.
The phase shift of the RF signals is compensated by LO phase shifting in the mixers. If the RC time-constant composed of the real impedance of the antennas and the baseband capacitors is very large compared to the on-time of the mixer switches, the downconverted signals for the desired incident angle are summed on the baseband capacitors constructively.
For out-of-beam signals, the summation would be partly or fully destructive, thus resulting in spatial filtering on the baseband capacitors (see beam pattern at baseband in Fig. 2 ). This spatial filtering is upconverted to the RF node via passive mixers, so that it occurs directly at the antenna inputs. Moreover, RC low-pass filtering also occurs on the capacitors, which is also upconverted, rendering high-Q N-path frequency-domain filtering at RF [11] [12] [13] [14] [15] [16] [17] [18] [19] .
In order to understand the spatial filtering intuitively, a 4-element phased-array system with 8-phase passive mixers is depicted in Fig. 3 for two different illustrative incident angles. The passive mixers are driven by 8 non-overlapping 1/8 duty-cycle clocks . For simplicity, we assumed in the architecture of Fig. 3 all switches connected to the same capacitors are driven with the same clock phases, thus realizing zero angle reception. By selecting other clock phases for the mixer switches, beam steering can be achieved for 8 discrete possible angles. In Fig. 3 , the desired signal with the frequency of the switching frequency is impinging the receiver antennas with a zero spatial angle while the undesired signal is arriving at the antennas with . The resulting time-domain signals are shown in Fig. 3(b) for the two incident angles. Note that for the desired signal, there is no time delay among received signals, while for the incident angle of , assuming the phase shift can be calculated from (1), (2) as (3) As a result for , the phase shift for the th antenna will be . This phase shift is applied to the undesired signal in Fig. 3(b) . In Fig. 3(b) , the parts of the signals which are "seen" by the capacitor are shown as shaded areas. Please note that for the desired angle of reception, capacitor sees the same parts of the signal periodically which will be integrated on the capacitor. However, for the undesired signal, capacitor is exposed to the anti-phase signals successively which will be cancelled out if the RC time-constant is large enough. This illustrates spatial filtering on the baseband capacitors. As each passive mixer periodically acts as a transparent switch, this spatial filtering is also "seen" at the antenna node before the switches. In fact, for the undesired direction of the incident wave, the receiver input roughly acts as a short circuit to each antenna, reflecting the undesired signal. Note that this would not be the case for an active mixer, which ideally acts uni-lateral from input to output and has reverse isolation.
Considering a single antenna element in Fig. 3 , N-path RC frequency-domain filtering also occurs on the baseband capacitors, which is upconverted to the switching frequency and its harmonics [13] , [15] , [17] , [20] . The periodically time-variant nature of N-path filters introduces frequency shifts by multiples of the clock frequency. Thus, the spatial-and frequency-domain filtering happens not only around the fundamental harmonic of the clock, but also around its harmonics. In this work, we will aim at third-harmonic reception, as it allows for an increase in frequency range, whereas the power efficiency is also better compared to fundamental reception.
B. Spatial Angular Resolution
As mentioned in the previous section, the phases of the LO control beam direction. Thus, the spatial angle resolution is defined by the number of different mixer clock phases. In our design, we use 8-phase passive mixers so that the possible uniformly spaced electrical phase shifts are . By applying (3), we can find the following corresponding spatial angles:
. Non-uniform phase shifting to increase the spatial angular resolution will be discussed in Section VII with an illustrative example.
IV. ANALYSIS
In this section, we will provide a set of closed-form equations to describe the spatial-and frequency domain filtering of the mixer-first phased-array system discussed in the previous section. The spatial-and frequency domain filtering both on the baseband capacitors and at the antenna terminal will be illustrated. The network of Fig. 3 is a switched-RC Linear Periodically Time Variant (LPTV) network.
mimics the real part of the antenna impedance (50 ). With the assumption of non-overlapping clocks, the analysis of the circuit in Fig. 3 can be performed by a state-space analysis carried out on a single-state switched-RC network as shown in Fig. 4(a) , where only one path of every mixer is shown. The transfer for the other capacitors can be found as phase-shifted versions of the analyzed one. The timing diagram that is applied for the state-space analysis is shown in Fig. 4(b) . The time interval of is divided into portions, where is the number of the paths in the passive mixer (in our case ). During each time interval which can be identified by , as , with , only one of switches in the passive mixers is conducting. From the LPTV network analysis, extensively discussed in [15] and [21] , the output spectrum on the baseband capacitors in state can be shown have a general form: (4) In (4), frequency-shifted versions of the input spectrum are summed after weighting them by a frequency and incident-angle dependent factor . The factor is defined by a periodic integration mode, during which the switches are conducting and the input signals are integrated on the capacitors, followed by a hold mode in which the switches are open and the voltage on the capacitor is kept unchanged. Please note that depending on different phase settings in the phased-array system of Fig. 3 , at each period of the switching frequency, there might be more than one track or hold mode on different states illustrated in Fig. 4 (b). These two modes do not have overlap in the time domain and as a result the spectrum generated by each one can be derived separately and then added up. The state equation for the baseband capacitor can be written as where and in general form are matrixes is the number of states, in our case . The transfer function for the baseband capacitor, which is connected to the input voltage of at time interval , can be found similarly to [15] and [21] as (5) where the first term in the brackets is presenting the spectrum generated by the input signal when connected to the capacitor, while and in the second and third terms inside the brackets are illustrating the contribution of the initial and end conditions on the capacitors in the output spectrum, which are added and subtracted at the beginning and end times of each time interval. In (5), is a unit matrix with the same dimension as
. The transfer function of should encompass both the integration and hold modes.
Since the analysis procedure to derive in (5) for different phase settings is very much similar to the approach in [15] and [21] , to avoid tedious mathematical derivations we will just mention the assumptions and provide the final results of the mathematical modeling. The LPTV analysis can be carried out for all possible LO phase settings in the phased-array system; however, here the analysis will cover two cases: 0 degrees and 30 degrees reception angle of the main beam. The analysis for other angles can be derived similarly. All of the results in the following sections have been cross-checked with simulation results from Spectre-RF with ideal switches (abrupt switching with zero "ON" resistance and infinite "OFF" resistance). Since the simulation results fall exactly on top of the analyzed ones, we have omitted the simulation results. However, in Section VII the analysis results will be compared with transistor level simulation and measurement results.
A. Baseband Analysis at Zero Incident Angle
In order to receive the zero incident angle, all switches in Fig. 4 (a) should be in phase. As a result, the signal sources are simply in parallel and superposition can be applied. The circuit of Fig. 4(a) can be simplified to the one in Fig. 4(c) and it can be analyzed with the LPTV approach presented in [15] and [21] , with two changes: 1) is 4 times lower (more bandwidth); 2) the source signal contains a weighted sum of four antenna signals components with time shifts . The state-space equations for the integration and hold modes are as follows:
in which for the integration mode (index stands for integration). For the hold mode, the differential equation becomes and . For the circuit in Fig. 4(a) , the transfer function in (5) can be derived as (6) where is defined as the 3 dB bandwidth of a single RC low-pass filter with resistor and capacitor (see Fig. 4(c) ). In (6) is the time delay at different antennas defined in (1) . presents the summation of the phase-shifted input signals at the antenna inputs. Fig. 5 shows a 3D plot of which presents the third-harmonic reception transfer, aiming at zero angle reception. The plot clearly demonstrates both the spatial-and frequency-domain filtering on the baseband capacitors around a maximum transfer at 0 Hz and 0 degree. In Fig. 6 , the cross-section of the 3D plot of Fig. 5 for is shown, which in fact is the typical RC frequency N-path filtering of the switched-RC passive mixer transfer, also discussed in [21] . To demonstrate the filtering and beamforming on the baseband capacitors, Fig. 7 provides cross-sections of Fig. 5 for different offset frequencies compared to . Fig. 7 (a) does this for negative frequency offset down to and Fig. 7 (b) for positive offsets up to . For easy reading of achieved rejections, the 2.1 dB maximum transfer (Fig. 6 ) is normalized to 0 dB in Fig. 7 .
As expected from beamforming theory [9] , positive offset frequencies (RF input frequencies higher than the third harmonic) Fig. 5 . Spatial-and frequency-domain filtering on the baseband capacitors for a switching frequency and third-harmonic downconversion . Fig. 6 . Cross-section of the 3D plot in Fig. 5 at .
correspond to narrower beams, while negative offset frequencies (RF input frequencies lower than the third harmonic) correspond to wider beams. The attenuation at offset frequencies presents the frequency filtering which is also shown in Fig. 6 .
B. Analysis at the Antenna Inputs for Zero Incident Angle
In this section, the mathematical derivations for the spectral and spatial transfer to the RF node at the antenna inputs are presented for the zero degree of physical angle reception. The RF node before switches in Fig. 4 is connected to the baseband capacitors periodically. Since there is no overlap or gap between ideal switching intervals, the frequency spectrum at the RF node can now be derived by simply summing the spectrum contributions of all capacitors during their respective integration modes (only then is a capacitor connected to the RF node). As a result, the integration mode equations derived for the voltage on the baseband capacitors in (6) can be applied: where is derived in (6) . defines the main transfer at the antenna inputs, which is shown in Fig. 8 . The spatial-and frequency-domain filtering is illustrated around the third harmonic of the switching frequency, which is desired in our case, and also around other (undesired) harmonics as well. The cross-section of the 3D plot in Fig. 8 for is shown in Fig. 9 , which is consistent with the N-path frequency domain filtering property [15] .
C. Baseband Analysis for 30 of Incident Angle
Analysis of the received angle other than zero degree requires applying a phase shift in the LO path for different antennas. As a result, the switches that are connected to the same baseband capacitor will be driven with phase-shifted clock signals. This Fig. 9 . Cross-sections of the 3D plot in Fig. 8 at illustrating N-path frequency domain filtering at the antenna.
is in contrast with the zero degree reception angle in which all of the switches connected to the same capacitor were in phase. Please note that 90 of electrical phase shift in the LO path will result in 270 of phase shift of the antenna signal (third-harmonic reception) and according to (3) this corresponds to the spatial angle of . As shown in Fig. 10 , the incident planar wave with a spatial angle of at first is impinging the 4th antenna and delayed versions of it will hit the other antennas. Fig. 10 also illustrates the clocking diagram to compensate the phase shift in the LO path. Multi-phase clocks with 90 phase shifts are driving four switches that connect four antennas to the same capacitor. The signal that has the maximum time delay in the spatial domain experiences minimum phase shift in the electrical domain. The LPTV analysis can be carried out again for this case to find the parameters in (5). The initial and end transfer functions in (6) for each time interval can be found as follows: (8) where is the duty-cycle of the clock driving the switches and ideally is 1/8 for the 8-phase mixer.
For the hold mode, the initial transfer functions will be the end condition of the previous state. Thus:
. With the application of (8) and (5), the voltage transfer on the baseband capacitors for the incident angle of can be found. The 3D plot of the result is illustrated in Fig. 11 in which the reception at for the third side-band and the spatial-and frequency-domain filtering are visible.
D. Analysis at the Antenna Inputs for 30 of Incident Angle
Similar to the analysis in Section IV-B, the superposition of the frequency spectrum on the baseband capacitors in the integration mode as in (7) was done for . The 3D plot for this case is shown in Fig. 12 . Again, as expected, the main beam around the third harmonic of the switching frequency experiences both frequency-and spatial-domain filtering. The cross-section of this 3D plot at is shown in Fig. 13 . Comparing to Fig. 9 , the harmonics other than the third harmonic experience extra attenuation. The amount of harmonic Fig. 13 . Cross-section of the 3D plot of Fig. 12 . suppression will affect the folding back from undesired harmonics with the same amount. To evaluate the amount of suppression, contour plots derived for the 3D plot of Fig. 12 are shown in Fig. 14 . Beam squinting at the offset frequencies from the third harmonic is also observed. 
V. IMPLEMENTED ARCHITECTURE
The complete block diagram of the implemented prototype in 28 nm CMOS technology is shown in Fig. 15 (see the chip micrograph in Fig. 16 ). The phased-array system is composed of 4-element mixer-first architecture with 8-phase passive mixers. The mixer switches are realized with NMOS transistors (64 m/28 nm) driven by 1/8 duty-cycle non-overlapped clock signals. As discussed earlier, the aim is to receive the RF signals around the third harmonic of the switching frequency of the passive mixers. The 8-multiphase baseband voltage signals on the capacitors are converted to the current signals via V-to-I converters ( blocks). The V-to-I converters are realized with self-biased inverters designed to tolerate high input swings and have a capacitive input impedance. The unit block in Fig. 15 has the size of PMOS:135 m/0.9 m, NMOS:58 m/0.9 m. By proper weighting of the blocks, the first harmonic is rejected and the third harmonic is received. The procedure of the baseband vector weighting and summation for four phases is illustrated in Fig. 17 . (Note that a delay of 1/8 clock-period renders a phase shift of at , but at .) In a similar way, the baseband phase summation is repeated for all other phases to generate differential IQ current signals at two transimpedance amplifiers (TIAs). The TIAs are off-chip for experimental freedom to make sure we characterize the RF front-end limitations. The vector summation at the output of the blocks is in the current domain. As the TIAs provide a virtual ground, the output voltage swing of the blocks is limited, which improves the linearity.
The clock divider architecture is illustrated in Fig. 18 in which a 4-stage Johnson Counter is applied. Since we have applied single-ended mixers, the flicker noise of the clock divider core might easily leak to the baseband outputs. In order to avoid this, we have applied a re-clocking scheme. The output phases of the divider are combined by 4-input NAND gates (two pairs of complementary inputs) to generate 1/4 duty-cycle clocks enable signals. Depending on the output, either master clock CB or CA does the re-clocking, generating a 1/8 duty-cycle at the output (see Fig. 18 ). In the clock divider core, the Johnson divider and the phase combining part are now allowed to have high noise. Only the re-clocking path at the output of transmission gates requires clean clock edges of the master clock. The phase selector in Fig. 15 with a digital control unit which is controlled externally via a serial bus provides full programmability of clock phases driving the mixer switches. This is required to rotate the beam to different angles.
VI. ANALYSIS IMPLICATIONS
In this section, the analysis results in Section IV are applied for the architecture described in Section V, to discuss the conversion gain, input power matching, and noise behavior of the receiver architecture illustrated in Fig. 15 . As we assumed in the analysis section for simplicity, the switches are assumed to be ideal (zero "ON" resistance and infinite "OFF" resistance).
A. Conversion Gain
The mixer conversion gain on the baseband capacitors for the third-harmonic reception in a single element can be found from defined in the general form in (4) . is derived for the desired angle of in (6) . Substituting for the third-harmonic reception, we find mixer conversion gain as dB or 0.78 V/V in linear scale which is also shown in Fig. 6 . This is compared to the first harmonic reception which again can be found from (6) as dB. As we will see in Section VI-C, this difference in the conversion gain of the first-harmonic and the third-harmonic reception translates to about 2 dB degradation in the noise figure for third-harmonic reception compared to the first harmonic.
In order to find the total conversion gain to the I/Q output in Fig. 15 , considering the phase diagram in Fig. 17 , we find the differential output voltage transfer for the I output as (9) where for is defined in (4) . As an example for zero angle reception, the receiver conversion gain for third-harmonic reception (voltage transfer from TIA output I to the single-ended input) is found as (10) Please note that, in the case of receiving the frequency band around the first harmonic of the switching frequency instead of the third harmonic, the voltage conversion-gain will be about 2 dB larger than the value in (10).
B. Input Power Matching
In order to find the conditions to provide input power matching around the third harmonic of the switching frequency, the transfers for the RF node before switches in Fig. 15 should be applied. For this purpose, (7) is approximated around the harmonics of the switching frequency with the assumption of and an integer number. This approximation for the zero angle reception becomes (11) Assuming we find V/V which translates to the input impedance of . This value for input impedance does not exactly provide power matching for the source impedance of , but is not very far off. As the parasitic capacitance of the switches at the antenna side and the bondpad give a charge sharing effect, reducing the real input impedance, we find in simulation that the achieved value is close enough to 50 for reasonable matching.
C. Noise Analysis
We will now aim to provide some insight into the noise behavior of the phased-array receiver architecture in Fig. 15 . We will first assume that the noise is dominated with the mixer at the input. This means the noise of the blocks and TIAs is negligible. In order to find the total noise power at the output, the transfer function derived in (9) can be applied. As a result, the total noise transfer at the I output can be derived as (12) in which is defined in (9), and finally the singleside-band (SSB) noise figure for the single-element receiver and third-harmonic reception can be found as (13) in which is defined in (10). Evaluating (13) gives dB. Considering image rejection, the double-side-band (DSB) noise figure is 3 dB lower than this value. In a practical implementation, the switch resistance will add noise to the circuit. Moreover, the non-ideal clocking will reduce the conversion gain, resulting in increased noise. Finally, noise from the blocks will add to the noise calculated above.
In the case that we applied first-harmonic reception, the output noise calculated in (12) will not change, while the conversion gain will be increased by about 2 dB, which will translate to NF improvement by the same amount.
VII. MEASUREMENTS
An external clock with a frequency range of 0.8-6 GHz is divided by 4 on-chip, providing the third-harmonic reception of 0.6-4.5 GHz (ratio 3/4). In order to measure beam patterns, four RF signal generators with a variable well-controlled phase difference are applied to emulate the incident signals impinging the receiver antennas from different spatial directions. Please note that all measurements in this section are carried out with 1 V supply voltage with the assumption that the antenna spacing is ( is the wave length of the received center frequency). If the phased-array system is applied in a wide frequency range, reconfigurable antenna spacing may be required, but this is outside the scope of this paper.
The measured beam pattern for broadside reception at 2.4 GHz ( MHz) is shown in Fig. 19 (equal phase settings). It largely follows the ideally switched 4-element phased array (gray line). In order to illustrate the spatial filtering at the antenna inputs, the compression point of 4-elements is measured versus the incident angle of the blocking signal. The output power levels of the four RF signal generators (with proper phase difference) are swept and the compression point is measured, observing the IF signals (see Fig. 19 ). While the measured results show a dBm for zero incident angle, it increases up to 10 dBm at null points, i.e., up to 15 dB spatial rejection. The maximum improvement is limited due to the effect of the switch resistance.
In Fig. 20 , the constructed beam patterns for eight uniformly spaced electrical phase shifts are presented as polar plots. As discussed in Section III-B, a maximum gain is achieved for the spatial angles and 90 degrees, corresponding to electrical LO phase shifts of ( and 180 degrees) and antenna physical distance of where is the wavelength of the incident RF signal. The beam patterns are superimposed in a single figure in Fig. 21(a) , showing a maximum gain variation of 0.8 dB over different directions. The beam patterns in Fig. 21(a) correspond to eight possible uniformly increasing LO phase shifts for the four paths, i.e., for desired angle this can be represented as a matrix of [0 0 0 0] (no phase shift), and for degree as [0 45 90 135]. The measured beam patterns are repeated in Fig. 21(b) . An angle in between can be realized using non-uniform phase shifts, e.g., [0 0 45 45] renders as shown in Fig. 21(b) . Notice that the left side-lobe is now larger than the right one [9] ; moreover, the main beam experiences about 0.1 dB attenuation which might be tolerable. This phase shift scheme can be extended to other beams to increase the resolution at the cost of side-lobe suppression and possible small losses in the desired angle reception.
In order to verify the analysis results in Section IV we have measured the beam patterns at different offset frequencies from the carrier frequency of 600 MHz ( MHz) for zero angle reception. The measured results are compared with the theoretical and also Spectre-RF transistor-level simulation of the design (see Fig. 22 ). As illustrated, the measured beam patterns closely follow the theoretical and simulated results. These curves are in fact the cross-sections of the 3D plot of Fig. 5 .
The measured and simulated results of IF transfer curves for 1-element and 4-element reception are shown in Fig. 23 . The measured 3 dB bandwidth for the single element is 3.3 MHz (6.6 MHz @RF). In this measurement, the external TIAs were replaced by 10 differential resistors in order to eliminate TIA bandwidth limitations. When all four elements are activated, the effective resistance seen by the capacitors "looking to the antennas" is reduced by a factor of 4, resulting in 4 times larger bandwidth. As shown in Fig. 23 , increases to up to 12 dBm for out-of-band blockers with 4-elements. In/out-of-band single-element IIP3 measurements and simulation results are also presented in Fig. 23 . In the out-of-band 2-tone IIP3 measurements, the offset frequency of two tones is chosen in such a way that one of the third-order intermodulation terms always falls in-band. The IIP3 changes from 0 dBm in-band to 20 dBm for large offset frequencies from the carrier frequency, thanks to the frequency-domain N-path filtering occurring directly at the antenna input. Fig. 24 shows the single-element DSB NF of 4-6.3 dB. Please note that the calculated noise figure of a simplified model in Section VI resulted in 2 dB DSB NF. Neglecting the noise of the blocks after the summation point ( cells in our case) in a 4-path phased-array system, 6 dB improvement in SNR is expected when four paths are combined. However, noise floor measurements at the output show 4 dB improvement instead of 6 dB, due to the noise of blocks. Simulations show 4.5 dB improvement in noise figure. Please note that in traditional phased-array systems, the blocks after the summation point are usually after some gain stages, so that the noise of these blocks is less relevant for the SNR improvement of the overall system. In our case, the summation point is already at the antenna input without any gain stage up front. As a result, the noise from blocks limits the SNR improvement to 4 dB instead of 6 dB.
All analog blocks consume 17 mW, together providing 100 mS in each of the I and Q paths. Overall power consumption with four elements activated is 34-119 mW for the received frequency range of 0.6-4.5 GHz (see Fig. 24 ). The maximum ripple in the gain is about 3 dB. In this design, the linearity is limited by the nonlinear switch resistance and also nonlinearity from the Gm blocks. To illustrate the effect of CMOS switch nonlinearity, the in-band IIP3 measurement for the whole RF-frequency range is shown in Fig. 25 for two cases. In case 1, two tones are applied to all of elements set to zero angle reception and the measured intercept point is referred to a single-element input ( dBm is measured). Case 2 presents a single-element excitation measurement of IIP3 rendering dBm. These results differ for this special case of zero angle reception, as the four switches from four receivers are "ON" during the same LO-phase and as The measured is shown for three switching frequencies in Fig. 27 , consistently giving better than 10 dB of in the received band.
is measured with just one element and also with two elements activated, where the latter (common mode)
shows a broader dip in Fig. 27 , consistent with doubled bandwidth as discussed in Section IV. In the measurement of 2-element , two paths are activated with two ports of a network analyzer and then the common mode results are collected. This measurement has the purpose of proving experimentally that indeed filtering takes place at the antenna inputs. The narrowband matching at the chip input results in wave reflections of out-of-band/beam signals. As the chip implements a low-ohmic out-of-band/beam impedance, input voltage swing remains low, which is beneficial for linearity. In a practical application, off-chip components must be taken into account along with the impedance created by the chip input.
The LO leakage to RF nodes at the antenna inputs is measured while all four elements were activated, and at the third harmonic of the switching frequency, the leaked power is 70 dBm for the whole band. The undesired folded band around the first LO-harmonic is rejected between 25-38 dB.
The measurement results are compared to three previously reported 4-element phased-array systems. Clearly remarkable and NF are achieved, and the dynamic range at the antenna inputs is substantially improved compared to previous work. Compared to [7] in which the 4-phase LO phase shifting in combination with vector modulation was adopted, here we use just 8-phase LO phase shifting (no amplitude control). This renders superior input-referred and NF compared to [7] because we move the summation point to the antenna input. However, with uniform phase shifting, less spatial angle resolution is achieved (3 bits compared to 5 bits in [7] ), while the lack of amplitude control allows for less control in the beam pattern and side-lobe level.
Moreover, compared to the 65 nm version of the same design [8] , the frequency range is improved while power consumption is reduced roughly by a factor 2 for the same frequency, clearly showing the benefit of downscaling digital circuitry. Considering the out-of-band/beam compression point results in Table I , there is not much difference between the 28 nm and 65 nm version. This is mainly because has a direct relation with the maximum rejection of blockers at the mixer input, which is limited by switch resistance. As the switch resistance for both versions is in the same order (4-5 similar out-of-band/beam results. On the other hand, faster digital clocking in 28 nm may improve mixer linearity, while a lower supply limits the full swing to 1 V in 28 nm versus 1.2 V in 65 nm. Considering these competing factors, IIP3 is still improved by 3 dB in 28 nm.
VIII. CONCLUSION
To improve interference robustness, simultaneous spatialand frequency-domain filtering directly at the antenna inputs of a 4-element phased-array receiver is proposed. By applying 8-phase passive switched-RC mixers directly at the antenna and summing the resulting multiphase signals directly at the baseband capacitors, an angle-dependent is achieved with an improvement of up to 15 dB for out-of-beam/band signals. Hard-driven switches implementing passive mixers provide high linearity of up to IIP3 2.6 dBm in-band and 20 dBm out-of-band. By exploiting third-harmonic down-mixing, high RF frequencies up to 4.5 GHz are covered at relatively low power consumption. A large tuning range of 0.6-4.5 GHz with simultaneous spatial-and frequency-domain filtering can be useful for in-and out-of-band blocker rejection and for future dynamic spectrum access applications exploiting software-defined or cognitive radio.
